AAT ICAS 2120 ✧ design of IDC radialDAI analog interface
this document describes AAT ICAS design specifications for the IDC radialDAI analog interface. please refer to AAT ICAS 2110 for an overview of IDC analog interface specifications. ICAS IDC radialDAI is a circular decimal analog interface derived from the traditional SMH clock interface (please reference AAT ICAS 2190). the following specification describes basic characteristics of systems of indices and unit phases for radialDAI clock interfaces. please reference AAT ICAS 2230 for additional information about IDC timesetting specifications.
design of IDC radialDAI analog interface
radialDAI is specified for a circular dial face featuring a system of dial identification, a system of dial indices, and a corresponding system of clock unit phases.
the usability of a radialDAI interface is manifest relative the design of particular radialDAI features in terms of the size, color, contrast, and visibility of the interface and components thereof. designers of ICAS methods and applications should consider the use of design schemes to support ease of use in terms of legibility, readability, and instrument functionality. the sizing and display of an interface and the components thereof should accommodate usability of any of the dial configurations implemented.
dial identification
an IDC dial term or symbol should be prominently displayed on or adjacent the dial interface to indicate the particular IDC dial interface. an ICAS or IDC graphic or symbol is also appropriate for display. the use of numerals for IDC dial terms should be avoided, as numbers should be reserved for the time values. some AAT ICAS IDC dial terms are consequently represented in terms of roman numerals for this reason. developers should moreover consider options for the representation of local time designations.
dial indices
a strictly-formed radial analog interface possesses a complete integer set of indices for all designated clock units, however the indices for particular clock units may be superimposed on the correspondent indices of another clock unit. strict form also requires that clock unit indices must be equally spaced around a circular dial, with a designated indice situated at the top of the dial. the top of a radialDAI should be readily clear by means of one or more graphic features prominently displayed on the interface (for example indicial labeling or dial identifier terms such as 'IDC' or 'dial%'). indices may be represented by a series of short radial rules arranged around the dial edge.
particular indice rules may be differentiated by weight, length, color, or luminescence. a radialDAI should support capability to display all 100 designated clock dial indices. the tens indices (0, 10, 20, . . . 90) should be displayed more prominently than the other indices. in addition, every 5th and/or every 2nd indice may be displayed more prominently than the remaining indices.
particular indice rules may also be labeled in support of interface usability. labeling of radialDAI indices should be represented in terms of arabic numbers for a decimal scheme. the tens indices may be labeled with a single digit (0, 1, 2, . . . 9); however the use of two digits (00, 10, 20, . . . 90) for labeling tens indices may help users to more readily identify the interface as a decimal interface of 100 indices. if however the radialDAI is displayed with a digitalIDC interface (please see AAT ICAS 2100-IDC digitalIDC interface specification) superimposed onto the analog display, then labeling of the analog indices may be prudently omitted.
unit phasing
a radialDAI dial should support a designated number of clock unit phases, however the number of clock unit phases may also be determined by the particular method or application. a strictly-formed radialDAI dial supports up to three clock units phasing clockwise from an axis at the center of the dial: a major unit phase, a minor unit phase, and a subminor unit phase.
the design scheme of the clock unit phasing should represent the phasing rates of the units. for example, a clock unit indicator with a slower phase rate may be represented thicker and shorter than an indicator with a faster phase rate. in addition, a clock unit design scheme for the identification of any particular clock unit indicator, and for the reference of any unit indicator to a corresponding unit indice, should be readily clear.
particular clock units may phase continuously or incrementally (see also AAT ICAS 2230).
aatideas.org document updated:
| scale | value | ||
|---|---|---|---|
| UCN | 12019 S19 Yellow | ||
| zone(UT) | t339 tt050 | ||
| 'ICAS in use' can accommodate calendar and clock formatting 'for all people, for all time'. | |||
| AD common year day | 139 | ||
| G | 2019 May 19 Sunday | ||
| UT | 08:08:14 | ||
| style legend | |||
mission, terms of use, privacy, e quality guarantee, search, contact AAT.
☑ 
☑ 